

CLAIMS

1 1. A method for memory management in execution of a
2 program by a computer having a memory, comprising:

3 allocating respective portions of the memory to data
4 objects using mutator threads of the program, whereby the
5 objects are held in a heap created by the program;

6 tracing the data objects in the heap so as to mark
7 the data objects that are reachable at a given stage in
8 the program;

9 looping over the mutator threads so as to verify for
10 each of the mutator threads that every update to the
11 allocated portions of the memory in progress by the
12 mutator thread has been completed; and

13 sweeping the heap so as to free the memory that is
14 allocated to the data objects that are not marked as
15 reachable, for reallocation to new data objects.

1 2. A method according to claim 1, wherein looping over
2 the mutator threads comprises forcing each of the mutator
3 threads to perform a fence operation.

1 3. A method according to claim 1, wherein to update the
2 allocated portions of the memory, the mutator threads
3 record pointer references, and wherein tracing comprises
4 marking the data objects referenced by the pointer
5 references as reachable.

1 4. A method according to claim 3, wherein looping
2 comprises looping until all the data objects referenced
3 by pointer references that have been newly discovered are
4 marked as reachable.

1 5. A method according to claim 1, wherein looping over
2 the mutator threads comprises verifying that each of the

3 mutator threads has completed performing every update in
4 progress by ensuring that each of the mutator threads
5 finishes a write barrier for every update it is
6 executing.

1 6. A method according to claim 1, wherein tracing the
2 data objects comprises tracing the objects using a
3 collector thread.

1 7. A method according to claim 6, wherein looping over
2 the mutator threads comprises verifying that each of the
3 mutator threads has completed performing every update in
4 progress by carrying out a handshake protocol between the
5 collector and mutator threads.

1 8. A method according to claim 7, wherein carrying out
2 the handshake protocol comprises sending an interrupt
3 using the collector thread and handling the interrupt
4 using the mutator threads.

1 9. A method according to claim 7, wherein carrying out
2 the handshake protocol comprises setting a value of a
3 status variable in the collector thread before looping
4 over all the mutator threads, and testing the value of
5 the status variable in the mutator threads against the
6 value in the collector thread.

1 10. A method according to claim 9, wherein carrying out
2 the handshake protocol comprises, after each one of the
3 mutator threads has completed performing the updates,
4 setting the value of the status variable in that one of
5 the mutator threads equal to the value of the status
6 variable in the collector thread.

1 11. A method according to claim 6, wherein the collector
2 and mutator threads operate on the memory concurrently.

1 12. A method according to claim 1, wherein the memory is
2 accessed in accordance with a relaxed-consistency
3 architectural scheme.

1 13. Computing apparatus, comprising:
2 a memory, arranged to store data; and
3 one or more processors, coupled to allocate
4 respective portions of the memory to data objects using
5 mutator threads of a program running on the apparatus,
6 whereby the objects are held in a heap created by the
7 program, to trace the data objects in the heap so as to
8 mark the data objects that are reachable at a given stage
9 in the program, to loop over the mutator threads so as to
10 verify for each of the mutator threads that every update
11 to the allocated portions of the memory in progress by
12 the mutator thread has been completed, and to sweep the
13 heap so as to free the memory that is allocated to the
14 data objects that are not marked as reachable, for
15 reallocation to new data objects.

1 14. Apparatus according to claim 13, wherein the one or
2 more processors are adapted to loop over the mutator
3 threads so as to force each of the mutator threads to
4 perform a fence operation.

1 15. Apparatus according to claim 13, wherein to update
2 the allocated portions of the memory, the mutator threads
3 record pointer references, and wherein the one or more
4 processors are arranged to trace the data objects by
5 marking the data objects referenced by the pointer
6 references as reachable.

1 16. A method according to claim 15, wherein the one or
2 more processors are arranged to loop until all the data

3 objects referenced by pointer references that have been
4 newly discovered are marked as reachable.

1 17. Apparatus according to claim 13, wherein the one or
2 more processors are arranged to verify that each of the
3 mutator threads has completed performing every update in
4 progress by ensuring that each of the mutator threads
5 finishes a write barrier for every update it is
6 executing.

1 18. Apparatus according to claim 13, wherein the one or
2 more processors are arranged to trace the data objects
3 using a collector thread.

1 19. Apparatus according to claim 18, wherein the one or
2 more processors are arranged to verify that each of the
3 mutator threads has completed performing every update in
4 progress by carrying out a handshake protocol between the
5 collector and mutator threads.

1 20. Apparatus according to claim 19, wherein the one or
2 more processors are arranged to carry out the handshake
3 protocol by sending an interrupt using the collector
4 thread and handling the interrupt using the mutator
5 threads.

1 21. Apparatus according to claim 19, wherein the one or
2 more processors are arranged to carry out the handshake
3 protocol by setting a value of a status variable in the
4 collector thread before beginning to loop over all the
5 mutator threads, and testing the value of the status
6 variable in the mutator threads against the value in the
7 collector thread.

1 22. Apparatus according to claim 21, wherein in
2 accordance with the handshake protocol, after each one of

3 the mutator threads has completed performing the updates,
4 the value of the status variable in that one of the
5 mutator threads is set equal to the value of the status
6 variable in the collector thread.

1 23. Apparatus according to claim 18, wherein the one or
2 more processors are arranged so that the collector and
3 mutator threads operate on the memory concurrently.

1 24. Apparatus according to claim 13, wherein the one or
2 more processors are arranged to access the memory in
3 accordance with a relaxed-consistency architectural
4 scheme.

1 25. A computer software product, comprising a
2 computer-readable medium in which code instructions are
3 stored, which instructions, when read by a computer
4 having a memory, cause the computer to allocate
5 respective portions of the memory to data objects using
6 mutator threads of a program in execution by the
7 computer, whereby the objects are held in a heap created
8 by the program, and further cause the computer to trace
9 the data objects in the heap so as to mark the data
10 objects that are reachable at a given stage in the
11 program, to loop over the mutator threads so as to verify
12 for each of the mutator threads that every update to the
13 allocated portions of the memory in progress by the
14 mutator thread has been completed, and to sweep the heap
15 so as to free the memory that is allocated to the data
16 objects that are not marked as reachable, for
17 reallocation to new data objects.

1 26. A product according to claim 25, wherein the
2 instructions cause the computer to loop over the mutator

3 threads so as to force each of the mutator threads to
4 perform a fence operation.

1 27. A product according to claim 25, wherein to update
2 the allocated portions of the memory, the mutator threads
3 record pointer reference, and wherein the instructions
4 cause the computer to trace the data objects by marking
5 the data objects referenced by the pointer references as
6 reachable.

1 28. A product according to claim 27, wherein the
2 instructions cause the computer to loop until all the
3 data objects referenced by pointer references that have
4 been newly discovered are marked as reachable.

1 29. A product according to claim 25, wherein the
2 instructions cause the computer to verify that each of
3 the mutator threads has completed performing every update
4 in progress by ensuring that each of the mutator threads
5 finishes a write barrier for every update it is
6 executing.

1 30. A product according to claim 25, wherein the
2 instructions cause the computer to trace the data objects
3 using a collector thread.

1 31. A product according to claim 30, wherein the
2 instructions cause the computer to verify that each of
3 the mutator threads has completed performing every update
4 in progress by carrying out a handshake protocol between
5 the collector and mutator threads.

1 32. A product according to claim 31, wherein the
2 instructions cause the computer to carry out the
3 handshake protocol by sending an interrupt using the

4 collector thread and handling the interrupt using the
5 mutator threads.

1 33. A product according to claim 31, wherein the
2 instructions cause the computer to carry out the
3 handshake protocol by setting a value of a status
4 variable in the collector thread before beginning to loop
5 over all the mutator threads, and testing the value of
6 the status variable in the mutator threads against the
7 value in the collector thread.

1 34. A product according to claim 33, wherein in
2 accordance with the handshake protocol, after each one of
3 the mutator threads has completed performing the updates,
4 the value of the status variable in that one of the
5 mutator threads is set equal to the value of the status
6 variable in the collector thread.

1 35. A product according to claim 30, wherein the
2 instructions cause the collector and mutator threads to
3 operate on the memory concurrently.

1 36. A product according to claim 25, wherein the
2 instructions cause the computer to access the memory in
3 accordance with a relaxed-consistency architectural
4 scheme.